Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
311	ECE 398SSL Final Exam Fall 2005 Wednesday, December 14th, 2005 Name: Be sure that your exam booklet has 14 pages. Add to Reading List Source URL: courses.engr.illinois.edu Language: English - Date: 2014-08-25 15:38:14 C programming language Procedural programming languages Central processing unit Memory management Concurrency control Struct Page Virtual memory C Computing Software engineering Computer architecture
312	Secure Microcontroller AT90SC104104CV Summary Features General Add to Reading List Source URL: www.insidesecure.com Language: English Electronics Central processing unit Computer memory Non-volatile memory EEPROM Memory-mapped I/O Instruction set PIC16x84 Atmel AVR Microcontrollers Computer hardware Computer architecture
313	Towards memory models in network-on-chips using message dependencies Julien Schmaltz Freek Verbeek Bernard van Gastel Bas Joosten Add to Reading List Source URL: portal.ou.nl Language: English Computer architecture Initialization Computing Computer memory
314	Architectural Issues < PAGE >1Chapter XX: Architectural Issues $Revision: 2.3 $ $Date: :30:36 $ Linkers and loaders, along with compilers and assemblers, are exquisitely sensitive to the architectural deta Add to Reading List Source URL: www.iecc.com Language: English - Date: 1999-06-14 23:31:34 Assembly languages Central processing unit X86 architecture Addressing mode Memory address X86 Pointer Processor register Protected mode Computer architecture Computing Instruction set architectures
315	Better I/O Through Byte-Addressable, Persistent Memory Jeremy Condit Edmund B. Nightingale Microsoft Research Add to Reading List Source URL: www.frostnet.net Language: English - Date: 2009-08-07 23:55:37 Computer architecture ZFS File system Cache NTFS Journaling file system Ext3 CPU cache Computer data storage Computing Disk file systems Data management
316	Modelling and Validation of Shared Memory Coherency Protocols Abstract We present an analytical model of a cache coherent shared-memory multiprocessor and compare the results obtained with those from an execution-driven Add to Reading List Source URL: pubs.doc.ic.ac.uk Language: English - Date: 2011-11-14 07:29:11 Computer hardware Computer memory Parallel computing CPU cache Cache Central processing unit Memory coherence Cell Bus sniffing Cache coherency Computing Computer architecture
317	Implementation Agreement: OIF-SPI4SPI-4 Phase 2 System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1: OC-192 System Add to Reading List Source URL: www.oiforum.com Language: English - Date: 2005-03-04 06:46:00 Data System Packet Interface Optical Internetworking Forum SPI-4.2 Packet over SONET/SDH Synchronous optical networking SPI PHY Content-addressable memory Network protocols Computing Network architecture
318	Report on Exascale Architecture Roadmap in Japan Masaaki Kondo (UEC-Tokyo) (presented on behalf of SDHPC architecture WG) IESP Meeting@Kobe (April 12, 2012) Add to Reading List Source URL: www.exascale.org Language: English - Date: 2012-04-11 22:20:09 Memory bandwidth Random-access memory Parallel computing System requirements Memory hierarchy Computer memory Computing Blue Gene
319	Wayfinding Ernst Kruijff Bauhaus-Universitaet Weimar & GMD Ernst Kruijff Add to Reading List Source URL: people.cs.vt.edu Language: English - Date: 2008-07-17 13:34:52 Polynesian navigation Trails Wayfinding Memory Cognitive map Science Architecture 3D interaction Architectural theory Environmental psychology Footpaths
320	Conference February 2 - February 5, 2009 Exhibition February 3 - February 4, 2008 Santa Clara, California CD-ROM Technical Paper Proceedings Sponsor www.bertscope.com Add to Reading List Source URL: www.designcon.com Language: English - Date: 2014-12-22 13:34:10 Fabless semiconductor companies Computer memory Semiconductor companies Electronic design automation Rambus Power Architecture Signal integrity Jitter Intel Computer hardware Electronic engineering Electronics

UPDATE